DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9461
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAsati, Abhijit-
dc.date.accessioned2023-03-03T05:43:00Z-
dc.date.available2023-03-03T05:43:00Z-
dc.date.issued2018-
dc.identifier.issn2455-3336-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9461-
dc.description.abstractCarbon nanotube Field Effect Transistors (CNTFET) offer various benefits as compared to other FETs. Many circuits can be constructed using PCNTFETs (P-type CNTFET) and NCNTFETs (N-type CNTFET) similar to the PMOS and NMOS of the CMOS technology. The CNTFETs employ carbon nanotubes in the channel of the device to provide a path for the ballistic conduction of electrons. The different ratios of number of tubes in channel of the PCNTFET to the number of tubes in the channel of NCNTFET lead to different properties of the device. This paper focuses on determining the ratio of number of tubes in PCNTFET to NCNTFET which gives minimum PDP (Power Delay Product) through analyzing a circuit in which an inverter is loaded with eight inverters. Using the results a 4x4 Baugh-Wooley multiplier is constructed and its performance is compared with a multiplier constructed in a different way.en_US
dc.language.isoenen_US
dc.publisherSTM Journalsen_US
dc.subjectEEEen_US
dc.subjectCNTFETsen_US
dc.subjectPower-delay product (PDP)en_US
dc.subject4x4 Baugh-Wooley Multiplieren_US
dc.titleOptimizing the Ratio of Number of Tubes in PCNTFET to NCNTFET for Digital Circuitsen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.