DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9722
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChaturvedi, Nitin-
dc.date.accessioned2023-03-14T11:02:27Z-
dc.date.available2023-03-14T11:02:27Z-
dc.date.issued2015-
dc.identifier.urihttps://www.sciencedirect.com/science/article/pii/S187705091500023X-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9722-
dc.description.abstractIn current multi-core systems with the shared last level cache (LLC) physically distributed across all the cores, both initial data placement and subsequent placement of data close to the requesting core can contribute to reducing memory access latency and power consumption. This paper extends a replication scheme that balances between access latency and cache capacity in shared NUCA designs by selectively replicating frequently used cache lines close to the requesting cores. Our scheme reduces completion time by 15% and improves energy consumption by 27% when compared to the Static-NUCA (S-NUCA) management scheme, when simulated on an eight core system.en_US
dc.language.isoenen_US
dc.publisherElsevieren_US
dc.subjectEEEen_US
dc.subjectNon-Uniform Cache Architecture (NUCA)en_US
dc.subjectLast Level Cache (LLC)en_US
dc.subjectMulti-core Processors (CMP)en_US
dc.titleSelective Cache Line Replication Scheme in Shared Last Level Cacheen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.