DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9732
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChaturvedi, Nitin-
dc.date.accessioned2023-03-15T05:47:21Z-
dc.date.available2023-03-15T05:47:21Z-
dc.date.issued2020-
dc.identifier.urihttps://ieeexplore.ieee.org/document/9190177-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9732-
dc.description.abstractSpin Transfer Torque-Magnetoresistive RAM (STT-MRAM) is considered as one of the most promising candidates for universal memory because of its many desirable characteristics such as non-volatility, low read and write power, high endurance, high integration density and CMOS compatibility. However, the narrow gap between low resistance (Rp) and high resistance (Rap) of the STT-MRAM results in smaller sense margin and high read failure probability. Therefore, in this paper, we propose a twin-coupled sense amplifier which uses two parallel sense amplifiers to expand the sense margin. The proposed circuit uses data-dependent reference current during read operation instead of using average of Ip (current corresponding to Rp) and Iap (current corresponding to Rap), which helps in increasing the sense margin by 2x as compared to existing sense amplifiers.en_US
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.subjectEEEen_US
dc.subjectSpin Transfer Torque-Magnetoresistive RAM (STT-MRAM)en_US
dc.subject1T-1MTJ , sense amplifieren_US
dc.subjectSense marginen_US
dc.subjectLow TMRen_US
dc.titleTwin-Coupled Sense Amplifier to improve margin in 1T-1MTJ based MRAM arrayen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.