DSpace logo

Please use this identifier to cite or link to this item: http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/9905
Full metadata record
DC FieldValueLanguage
dc.contributor.authorYenuganti, Sujan-
dc.date.accessioned2023-03-22T08:58:27Z-
dc.date.available2023-03-22T08:58:27Z-
dc.date.issued2023-01-
dc.identifier.urihttps://www.tandfonline.com/doi/full/10.1080/00150193.2022.2149306-
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9905-
dc.description.abstractIn this article, MEMS-based logic gates such as OR, AND, NOT, NOR, and NAND gates with functionalities similar to the electronic digital devices are designed and simulated. The key feature of these logic devices is that the mechanical cantilever structure of the basic piezo-actuator is adapted to operate like a particular digital logic gate based on the digital inputs. Complete analytical modelling for a single piezo-actuator with a correlation between its out-of-plane tip deflection with applied voltage is obtained. The proposed digital logic devices are further validated through simulation using the MEMS CAD tool CoventorWare.en_US
dc.language.isoenen_US
dc.publisherTaylor & Francisen_US
dc.subjectEEEen_US
dc.subjectActuatoren_US
dc.subjectCantilever Switchen_US
dc.subjectLogic gatesen_US
dc.subjectMEMSen_US
dc.subjectSpiezoelectric actuationen_US
dc.titleDesign and simulation of piezoelectric MEMS logic gatesen_US
dc.typeArticleen_US
Appears in Collections:Department of Electrical and Electronics Engineering

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.