Please use this identifier to cite or link to this item:
http://dspace.bits-pilani.ac.in:8080/jspui/handle/123456789/9953
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mukherjee, Bijoy Krishna | - |
dc.date.accessioned | 2023-03-25T05:40:36Z | - |
dc.date.available | 2023-03-25T05:40:36Z | - |
dc.date.issued | 2009-03 | - |
dc.identifier.uri | https://www.iaeng.org/publication/IMECS2009/IMECS2009_pp1197-1202.pdf | - |
dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9953 | - |
dc.description.abstract | In this paper, first it has been studied how the performance of a PID controller deteriorates when implemented with lossy capacitors in its analog realization. Thereafter it has been shown that the lossy capacitors can be effectively modeled by fractional order terms. Finally, a novel GA based method has been proposed to tune the controller parameters such that the original performance is retained even though realized with the same lossy capacitors. Simulation results have been presented to validate the usefulness of the technique. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IMECS | en_US |
dc.subject | EEE | en_US |
dc.subject | Dielectric losses | en_US |
dc.subject | Fractional order PID controller | en_US |
dc.subject | Genetic Algorithm (GA) | en_US |
dc.subject | PID Controller | en_US |
dc.title | Fractional Order Modeling and GA Based Tuning for Analog Realization with Lossy Capacitors of a PID Controller | en_US |
dc.type | Article | en_US |
Appears in Collections: | Department of Electrical and Electronics Engineering |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.