DSpace Repository

Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs

Show simple item record

dc.contributor.author Rao, V. Ramgopal
dc.date.accessioned 2023-10-27T11:12:54Z
dc.date.available 2023-10-27T11:12:54Z
dc.date.issued 2010-10
dc.identifier.uri https://www.sciencedirect.com/science/article/abs/pii/S0167931709008569
dc.identifier.uri http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12688
dc.description.abstract In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that with decreasing fin width the well-known performance improvement in terms of sub-threshold swing and drain-induced barrier lowering are accompanied by a degradation of the variability and the reliability. As a matter of fact fin width scaling causes (i) higher hot-carrier degradation (HC) in nFinFETs owing to the higher charge carrier temperature for the same internal stress voltages; (ii) worse negative bias temperature instability (NBTI) in pFinFETs due to the increased contribution from the (1 1 0) surface; (iii) higher variability due to the non-uniform fin extension doping, as highlighted by applying a novel characterization technique. en_US
dc.language.iso en en_US
dc.publisher Elsevier en_US
dc.subject EEE en_US
dc.subject FinFETs en_US
dc.title Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs en_US
dc.type Article en_US


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account