DSpace Repository

A Monte Carlo algorithm for real time task scheduling on multi-core processors with software controlled dynamic voltage scaling

Show simple item record

dc.contributor.author Mishra, Abhishek
dc.date.accessioned 2024-05-06T09:11:01Z
dc.date.available 2024-05-06T09:11:01Z
dc.date.issued 2014-04
dc.identifier.uri https://www.sciencedirect.com/science/article/pii/S0307904X13006355
dc.identifier.uri http://dspace.bits-pilani.ac.in:8080/jspui/xmlui/handle/123456789/14732
dc.description.abstract The task scheduling problem for multi-core processors is an important algorithm design issue. Dynamic voltage scaling (DVS) is used to reduce the energy consumption of cores. We ponder the problem of task scheduling on a multi-core processor with software controlled DVS where the objective is to reduce the energy consumption. We consider a system with a single multi-core processor with software controlled DVS having a finite set of core speeds and discuss a task scheduling problem associated with it. The problem that we address is to find a minimum energy task schedule for a given set of independent tasks that have to be completed within a given common deadline. We propose a Monte Carlo algorithm of complexity for solving the task scheduling problem and compare it with the optimal algorithm. Here t is the number of tasks, p is the number of cores, q is the number of core speeds, m is an integer parameter that is the number of iterations we should try to get a feasible solution before declaring that no solution is possible, n is an integer parameter that is the number of iterations we should try to reduce the energy consumption when we get a feasible solution, and D is the common deadline of the tasks. en_US
dc.language.iso en en_US
dc.publisher Elsevier en_US
dc.subject Computer Science en_US
dc.subject Dynamic Voltage Scaling en_US
dc.subject Energy Efficient Scheduling en_US
dc.subject Multi-Core Processors en_US
dc.subject Randomized Algorithm en_US
dc.title A Monte Carlo algorithm for real time task scheduling on multi-core processors with software controlled dynamic voltage scaling en_US
dc.type Article en_US


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account