As complementary metal-oxide-semiconductor (CMOS) process technologies scale below the sub 50-nm feature sizes, the conventional top-down approaches need to be modified to cope with the increased process variations, ...