DSpace Repository
Search
Login
DSpace Home
→
BITS Faculty Publications
→
Search
JavaScript is disabled for your browser. Some features of this site may not work without it.
Search
Filters
Use filters to refine the search results.
Current Filters:
Title
Author
Subject
Date issued
Has File(s)
Filename
File description
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Title
Author
Subject
Date issued
Has File(s)
Filename
File description
Contains
Equals
ID
Not Contains
Not Equals
Not ID
New Filters:
Title
Author
Subject
Date issued
Has File(s)
Filename
File description
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Showing 10 out of a total of 20 results for community: BITS Faculty Publications.
(0.011 seconds)
Now showing items 1-10 of 20
1
2
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
A Novel Dynamic Current Boosting Technique for Enhancement of Settling Time and Elimination of Slewing of CMOS Amplifiers
Gupta, Anu
(
IEEE
,
2009
)
Characterization of Logical Effort for Improved Delay
Gupta, Anu
(
Springer
,
2013
)
Effectiveness of body bias & hybrid logic: An energy efficient approach to design adders in sub-threshold regime
Gupta, Anu
;
Asati, Abhijit
(
Inder Science
,
2016
)
Selection of Optimum Device Size and Trans-Conductance Ratio for High Speed Digital CMOS Inverter Design for a Given Fanout Load
Asati, Abhijit
;
Shekhar, Chandra
(
IEEE
,
2009
)
TiO2−x–TiO2 Memristor Applications for Programmable Analog VLSI Circuits at 45 nm CMOS Technology Node
Vidhyadharan, Sanjay
(
Springer
,
2020-10
)
CNFET-Based Ultra-Low-Power Dual-VDD Ternary Half Adder
Vidhyadharan, Sanjay
(
Springer
,
2021-02
)
Benchmarking the Performance of Optimized TFET-Based Circuits with the Standard 45 nm CMOS Technology Using Device & Circuit Co-simulation Methodology
Vidhyadharan, Sanjay
(
Springer
,
2019-02
)
Optimization of the Tunnel FET Device Structure for Achieving Circuit Performance Better Than the Current Standard 45 nm CMOS Technology
Vidhyadharan, Sanjay
(
Springer
,
2019-02
)
A new physical insight and 3D device modeling of STI type denmos device failure under ESD conditions
Rao, V. Ramgopal
(
IEEE
,
2009
)
Silicon film thickness optimization for SOI-DTMOS from circuit performance considerations
Rao, V. Ramgopal
(
IEEE
,
2004-06
)
Now showing items 1-10 of 20
1
2
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Community
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
Discover
Author
Rao, V. Ramgopal (10)
Gupta, Anu (4)
Vidhyadharan, Sanjay (4)
Asati, Abhijit (2)
Shekhar, Chandra (2)
Arora, Pankaj (1)
Chaturvedi, Nitin (1)
Subject
CMOS technology (20)
EEE (20)
Circuit simulation (3)
45 nm CMOS technology (2)
Analog circuits (2)
Capacitance (2)
Circuit optimization (2)
CMOS process (2)
MOS devices (2)
MOSFET circuits (2)
... View More
Date Issued
2020 - 2024 (5)
2010 - 2019 (5)
2000 - 2009 (9)
1997 - 1999 (1)
Has File(s)
No (20)