DSpace Repository

Modelling of electrostatic discharge (ESD) protection circuits for CMOS ICS

Modelling of electrostatic discharge (ESD) protection circuits for CMOS ICS

Gurunarayanan, S.
URI: http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/1904
Date: 2000-01-03

Description:

Supervisor: Dr. Chandra Shekhar

Show full item record

Files in this item

Icon Blocked
Name: modelling-of-elec ...
Size: 4.213Mb
Format: PDF
View/Open

This item appears in the following Collection(s)

Search DSpace


Advanced Search

Browse

My Account