DSpace Home
→
BITS Theses
→
Department of Physics
→
View Item

Modelling of electrostatic discharge (ESD) protection circuits for CMOS ICS

Gurunarayanan, S.

URI: http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/1904

Date: 2000-01-03

Description:

Supervisor: Dr. Chandra Shekhar

Show full item record

Files in this item

Name: modelling-of-elec ...

Size: 4.213Mb

Format: PDF

This item appears in the following Collection(s)

Department of Physics [85]

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account