Rao, V. Ramgopal
(IEEE, 2008)
Sub-20 nm gate length FinFETs, are constrained by the very thin fin thickness (T FIN ) necessary to maintain acceptable short-channel performance. For the 45 nm technology node and below, a novel device design methodology ...