DSpace Repository
Compiler assisted parallelization and optimization for multicore architecture
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | Kiran, D C | |
| dc.date.accessioned | 2022-04-21T06:24:46Z | |
| dc.date.available | 2022-04-21T06:24:46Z | |
| dc.date.issued | 2014-01-08 | |
| dc.identifier.uri | http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4283 | |
| dc.description | Supervisor: Prof. S. GURUNARAYANAN | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | BITS, Pilani | en_US |
| dc.subject | Electrical & Electronics Engineering | en_US |
| dc.subject | Architecture | en_US |
| dc.title | Compiler assisted parallelization and optimization for multicore architecture | en_US |
| dc.type | Thesis | en_US |
