DSpace Repository
High Performance VLSI Architecture for Digital FIR Filter Design
Login
DSpace Home
→
BITS Theses
→
Department of Electrical and Electronics Engineering
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
High Performance VLSI Architecture for Digital FIR Filter Design
Reddy, Srinivasa K.
URI:
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4509
Date:
2015
Description:
Supervisor: Subhendu Kumar Sahoo
Show full item record
Files in this item
Name:
2007phxf430_thesis.pdf
Size:
2.876Mb
Format:
PDF
Description:
Thesis
View/
Open
This item appears in the following Collection(s)
Department of Electrical and Electronics Engineering
[146]
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register