DSpace Repository
Methodologies for Area Speed and Power Optimization in High Level Synthesis for Diverse Applications
Login
DSpace Home
→
BITS Theses
→
Department of Electrical and Electronics Engineering
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Methodologies for Area Speed and Power Optimization in High Level Synthesis for Diverse Applications
Sikka, Prateek
URI:
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4559
Date:
2021
Description:
Supervisor(s): Asati, Abhijit and Shekhar, Chandra
Show full item record
Files in this item
Name:
01_Title.pdf
Size:
34.23Kb
Format:
PDF
View/
Open
Name:
02_Certificate.pdf
Size:
5.078Kb
Format:
PDF
View/
Open
Name:
03_Acknowledgement.pdf
Size:
4.531Kb
Format:
PDF
View/
Open
Name:
04_Abstract.pdf
Size:
11.45Kb
Format:
PDF
View/
Open
Name:
05_Content.pdf
Size:
41.24Kb
Format:
PDF
View/
Open
Name:
06_List of Graph ...
Size:
29.33Kb
Format:
PDF
View/
Open
Name:
07_Chapter 1.pdf
Size:
101.1Kb
Format:
PDF
View/
Open
Name:
08_Chapter 2.pdf
Size:
225.5Kb
Format:
PDF
View/
Open
Name:
09_Chapter 3.pdf
Size:
1.061Mb
Format:
PDF
View/
Open
Name:
10_Chapter 4.pdf
Size:
4.780Mb
Format:
PDF
View/
Open
Name:
11_Chapter 5.pdf
Size:
2.820Mb
Format:
PDF
View/
Open
Name:
12_Chapter 6.pdf
Size:
35.43Kb
Format:
PDF
View/
Open
Name:
13_Bibliography.pdf
Size:
145.2Kb
Format:
PDF
View/
Open
Name:
14_Appendix.pdf
Size:
78.85Kb
Format:
PDF
View/
Open
Name:
15_Biography.pdf
Size:
306.7Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Department of Electrical and Electronics Engineering
[149]
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register