DSpace Repository
High Performance Binary Logarithmic and BCD Multiplier Architectures
Login
DSpace Home
→
BITS Theses
→
Department of Electrical and Electronics Engineering
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
High Performance Binary Logarithmic and BCD Multiplier Architectures
Ahmed, Syed Ershad
URI:
http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/5179
Date:
2017
Description:
Under Supervision: Srinivas, M. B
Show full item record
Files in this item
Name:
Thesis.pdf
Size:
10.18Mb
Format:
PDF
Description:
Thesis
View/
Open
This item appears in the following Collection(s)
Department of Electrical and Electronics Engineering
[146]
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register
