DSpace Repository

Optimizing the Ratio of Number of Tubes in PCNTFET to NCNTFET for Digital Circuits

Show simple item record

dc.contributor.author Asati, Abhijit
dc.date.accessioned 2023-03-03T05:43:00Z
dc.date.available 2023-03-03T05:43:00Z
dc.date.issued 2018
dc.identifier.issn 2455-3336
dc.identifier.uri http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9461
dc.description.abstract Carbon nanotube Field Effect Transistors (CNTFET) offer various benefits as compared to other FETs. Many circuits can be constructed using PCNTFETs (P-type CNTFET) and NCNTFETs (N-type CNTFET) similar to the PMOS and NMOS of the CMOS technology. The CNTFETs employ carbon nanotubes in the channel of the device to provide a path for the ballistic conduction of electrons. The different ratios of number of tubes in channel of the PCNTFET to the number of tubes in the channel of NCNTFET lead to different properties of the device. This paper focuses on determining the ratio of number of tubes in PCNTFET to NCNTFET which gives minimum PDP (Power Delay Product) through analyzing a circuit in which an inverter is loaded with eight inverters. Using the results a 4x4 Baugh-Wooley multiplier is constructed and its performance is compared with a multiplier constructed in a different way. en_US
dc.language.iso en en_US
dc.publisher STM Journals en_US
dc.subject EEE en_US
dc.subject CNTFETs en_US
dc.subject Power-delay product (PDP) en_US
dc.subject 4x4 Baugh-Wooley Multiplier en_US
dc.title Optimizing the Ratio of Number of Tubes in PCNTFET to NCNTFET for Digital Circuits en_US
dc.type Article en_US


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account