Design of a Low Power Approximate Adder based on Magnetic Tunnel Junction for Image Processing Applications

dc.contributor.authorChaturvedi, Nitin
dc.date.accessioned2023-03-15T05:35:17Z
dc.date.available2023-03-15T05:35:17Z
dc.date.issued2021
dc.description.abstractWith the growth of big data applications such as voice/speech recognition, data mining, and computer vision, conventional computing system faces significant challenges. The increasing computational complexity and large data set results in large power consumption. To address this challenge, we propose to combine the benefits of approximate and in-memory computing which effectively reduces power consumption without any significant impact on the output. In this work, a low power approximate adder based on nonvolatile memory element (Magnetic Tunnel Junction (MTJ)) is designed for a wide range of applications. Furthermore, the proposed approximate adder is demonstrated to perform edge detection on a 512x512 image using the Sobel Edge Detection Algorithm. The effect on the quality of image using metrics like mean square error (MSE), peak signal to noise ratio (PSNR), and structural similarity index (SSIM) are also investigated.en_US
dc.identifier.urihttps://ieeexplore.ieee.org/document/9440080
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/9728
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.subjectEEEen_US
dc.subjectPower demanden_US
dc.subjectPSNRen_US
dc.subjectNonvolatile memoryen_US
dc.subjectVery large scale integration (VLSI)en_US
dc.subjectApproximation algorithmsen_US
dc.titleDesign of a Low Power Approximate Adder based on Magnetic Tunnel Junction for Image Processing Applicationsen_US
dc.typeArticleen_US

Files

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: