Device-circuit co-design for high performance level shifter by limiting quasi-saturation effects in advanced DeMOS transistors

dc.contributor.authorRao, V. Ramgopal
dc.date.accessioned2023-11-01T10:48:35Z
dc.date.available2023-11-01T10:48:35Z
dc.date.issued2016
dc.description.abstractThis paper presents a device-circuit co-design methodology for a DeMOS 5V GHz-speed high voltage level shifter. The limiting quasi-saturation effect is addressed by a codesign methodology. The co-design methodology is applied to the STI-DeMOS in a calibrated setup using experimental data. As a result, a 15% improvement in the speed is achieved for a high-performance level shifter circuit.en_US
dc.identifier.urihttps://ieeexplore.ieee.org/document/7589264
dc.identifier.urihttp://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/12794
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.subjectEEEen_US
dc.subjectPerformance evaluationen_US
dc.subjectDopingen_US
dc.subjectDelaysen_US
dc.subjectTransistorsen_US
dc.subjectOptimizationen_US
dc.titleDevice-circuit co-design for high performance level shifter by limiting quasi-saturation effects in advanced DeMOS transistorsen_US
dc.typeArticleen_US

Files

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: