Design of energy efficient and fault tolerant schedulers for multi core mixed criticality systems

Simple item page
dc.contributor.authorColaco, J L Louella M M
dc.date.accessioned2025-10-15T09:34:47Z
dc.date.available2025-10-15T09:34:47Z
dc.date.issued2024
dc.descriptionUnder the Supervision of Prof. Biju K. Raveendran and co-supervision of Prof. Sasikumar Punnekkaten_US
dc.identifier.urihttp://hdl.handle.net/10603/597377
dc.language.isoenen_US
dc.publisherBITS PILANI, Goa campusen_US
dc.subjectComputer scienceen_US
dc.subjectEnergy efficienten_US
dc.subjectCriticality systemsen_US
dc.titleDesign of energy efficient and fault tolerant schedulers for multi core mixed criticality systemsen_US
dc.typeThesisen_US

Files

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

Department of Computer Science and Information Systems