Methodologies for Area Speed and Power Optimization in High Level Synthesis for Diverse Applications

No Thumbnail Available

Files

01_Title.pdf (34.23 KB)
 02_Certificate.pdf (5.08 KB)
 03_Acknowledgement.pdf (4.53 KB)
 04_Abstract.pdf (11.46 KB)
 05_Content.pdf (41.25 KB)

Date

2021

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

BITS Pilani

Abstract

Description

Supervisor(s): Asati, Abhijit and Shekhar, Chandra

Keywords

Pharmacy, Power Optimization, High Level Synthesis, Diverse Applications

Citation

URI

http://dspace.bits-pilani.ac.in:8080/xmlui/handle/123456789/4559

Collections

Department of Electrical and Electronics Engineering

Endorsement

Review

Supplemented By

Referenced By