High Performance Binary Logarithmic and BCD Multiplier Architectures
No Thumbnail Available
Files
Date
2017
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
BITS Pilani
Abstract
Description
Under Supervision: Srinivas, M. B
Keywords
Electrical & Electronics Engineering, Technology