Department of Electrical and Electronics Engineering

Permanent URI for this collectionhttp://localhost:4000/handle/123456789/1925

Browse

Filters

2009 - 200912010 - 20161

Settings

Author: search.filters.author.Asati, AbhijitSubject: search.filters.subject.CMOS technology

Search Results

Now showing 1 - 2 of 2
  • No Thumbnail Available
    Item
    Selection of Optimum Device Size and Trans-Conductance Ratio for High Speed Digital CMOS Inverter Design for a Given Fanout Load
    (IEEE, 2009) Asati, Abhijit; Shekhar, Chandra
    The PMOS/NMOS width ratio (ß) and W/L ratio of NMOS device is an important ratio in the design of digital logic cells using conventional CMOS logic design style. In this paper we propose a simulation-based method applied to CMOS inverter to accurately estimate an optimum W/L ratio of NMOS device and PMOS/NMOS width ratio when fanout loading of 1, 4 and 8 cells of similar type are present. The appropriate selection of W/L ratio of NMOS device and PMOS/NMOS width ratio makes the digital design faster and reduces the power consumption.
  • No Thumbnail Available
    Item
    Effectiveness of body bias & hybrid logic: An energy efficient approach to design adders in sub-threshold regime
    (Inder Science, 2016) Gupta, Anu; Asati, Abhijit
    Rapid increases in chip complexity, increasingly faster clocks and proliferation of portable devices have combined to make power dissipation an important design parameter. In battery operated digital devices the demand of low power consumption and low energy dissipation in order to maximise battery life are the matter-of-course. Typical energy optimisation measures include voltage scaling and operating at the slowest possible speed. In this paper, to satisfy the low power requirement, sub-threshold logic that involves scaling voltage below the device threshold is being used. The proposed implementation lays emphasis on the usage of hybrid logic with reverse body biasing schemes which reduces high power consumption while giving lesser propagation delay and lesser area in sub-threshold regime. This scheme has been demonstrated on 4-bit, 16-bit and 64-bit carry look-ahead adders and simulated using TSMC 180 nm CMOS technology at 0.4 V supply voltage. Post-layout simulations show significant improvement, exhibiting low power consumption and lesser propagation delay as compared to conventional carry look-ahead adder